PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kim, Young-Ju"

Author of the publication

copydeleteadd this publication to your clipboard
A 9.6 Gb/s 0.96 mW/Gb/s Forwarded Clock Receiver With High Jitter Tolerance Using Mixing Cell Integrated Injection-Locked Oscillator.

, , , , and . IEEE Trans. on Circuits and Systems, 62-I (10): 2495-2503 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kim Meliani University of Stuttgart

Joel Kimmich University of Stuttgart

Mathias Jung University of Stuttgart

Do Yeon Kim University of Stuttgart

Dr. Wolfgang Kimmerle University of Stuttgart

 

Other publications of authors with the same name

A 10-Gb/s 0.71-pJ/bit Forwarded-Clock Receiver Tolerant to High-Frequency Jitter in 65-nm CMOS., , , and . IEEE Trans. on Circuits and Systems, 63-II (3): 264-268 (2016)A 0.31 pJ/Conversion-Step 12-Bit 100 MS/s 0.13 µm CMOS A/D Converter for 3G Communication Systems., , , and . IEICE Transactions, 92-C (9): 1194-1200 (2009)Generalized principal ratio combining for space-time codes in slowly fading channels., and . IEEE Communications Letters, 4 (11): 343-345 (2000)Fast Codebook Index Searching Algorithm for a Quantized EGT in MIMO Systems., , , and . VTC Spring, IEEE, (2009)Differential Precoding Scheme of LTE Systems over Temporally Correlated Channels., , and . VTC Fall, page 1-5. IEEE, (2011)Enhanced Index Assignment for Beamforming with Limited-Rate Imperfect Feedback., and . VTC Fall, page 1-5. IEEE, (2012)A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology., , , , , , , , , and 12 other author(s). ISSCC, page 282-283. IEEE, (2008)A 21-Gbit/s 1.63-pJ/bit Adaptive CTLE and One-Tap DFE With Single Loop Spectrum Balancing Method., , , and . IEEE Trans. VLSI Syst., 24 (2): 789-793 (2016)A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-mu m CMOS ADC Operating Down to 0.5 V., , , , and . IEEE Trans. on Circuits and Systems, 55-II (4): 319-323 (2008)A 9.6 Gb/s 0.96 mW/Gb/s Forwarded Clock Receiver With High Jitter Tolerance Using Mixing Cell Integrated Injection-Locked Oscillator., , , , and . IEEE Trans. on Circuits and Systems, 62-I (10): 2495-2503 (2015)