Author of the publication

Interconnect system compression analysis for multi-core architectures.

, , and . SoCC, page 317-320. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Node-Covering, Error-Correcting Codes and Multiprocessors with Very High Average Fault Tolerance., and . IEEE Trans. Computers, 46 (9): 997-1015 (1997)Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses., and . HPCA, page 51-60. IEEE Computer Society, (2005)An efficient error-masking technique for improving the soft-error robustness of static CMOS circuits., and . SoCC, page 227-230. IEEE, (2004)Energy-Efficient Encoding for High-Performance Buses with Staggered Repeaters., and . ISVLSI, page 252-257. IEEE Computer Society, (2009)Hardware-Only Compression to Reduce Cost and Improve Utilization of Address Buses., , and . ISVLSI, page 220-221. IEEE Computer Society, (2003)A Comparative Assessment of Conventional and Machine-Learning-Based Scoring Functions in Predicting Binding Affinities of Protein-Ligand Complexes., and . BIBM, page 627-630. IEEE Computer Society, (2011)An Instance-Based Learning Approach for Available-Memory Non-minimal Cost-Bounded Search., and . ICMLA, page 202-207. IEEE Computer Society, (2009)A Study of Hardware Techniques That Dynamically Exploit Frequent Operands to Reduce Power Consumption in Integer Function Units., and . ICCD, page 426-. IEEE Computer Society, (2003)A Highly-Efficient Technique for Reducing Soft Errors in Static CMOS Circuits., and . ICCD, page 126-131. IEEE Computer Society, (2004)Scalable Global and Local Hashing Strategies for Duplicate Pruning in Parallel A* Graph Search., and . IEEE Trans. Parallel Distrib. Syst., 8 (7): 738-756 (1997)