Author of the publication

Endurance-Aware Allocation of Data Variables on NVM-Based Scratchpad Memory in Real-Time Embedded Systems.

, , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (10): 1600-1612 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Energy minimization for heterogeneous wireless sensor networks., , , , and . J. Embedded Computing, 3 (2): 109-117 (2009)An effective state-based predictive approach for leakage energy management on embedded systems., , , , and . Design Autom. for Emb. Sys., 13 (4): 311-332 (2009)Defending Embedded Systems Against Buffer Overflow via Hardware/Software., , , and . ACSAC, page 352-361. IEEE Computer Society, (2003)Voltage Assignment with Guaranteed Probability Satisfying Timing Constraint for Real-time Multiproceesor DSP., , , , and . VLSI Signal Processing, 46 (1): 55-73 (2007)Combining Coarse-Grained Software Pipelining with DVS for Scheduling Real-Time Periodic Dependent Tasks on Multi-Core Embedded Systems., , , , , and . Signal Processing Systems, 57 (2): 249-262 (2009)An efficient algorithm for dynamic shortest path tree update in network routing., , , and . Journal of Communications and Networks, 9 (4): 499-510 (2007)Real-Time Loop Scheduling with Leakage Energy Minimization for Embedded VLIW DSP Processors., , , and . RTCSA, page 12-19. IEEE Computer Society, (2007)Minimizing Energy via Loop Scheduling and DVS for Multi-Core Embedded Systems., , , , , and . ICPADS (2), page 2-6. IEEE Computer Society, (2005)Loop Scheduling with Complete Memory Latency Hiding on Multi-core Architecture., , , , and . ICPADS (1), page 375-382. IEEE Computer Society, (2006)WCET-Aware Energy-Efficient Data Allocation on Scratchpad Memory for Real-Time Embedded Systems., , and . IEEE Trans. VLSI Syst., 23 (11): 2700-2704 (2015)