PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Shabany, Mahdi"

Author of the publication

copydeleteadd this publication to your clipboard
Downlink resource allocation for data traffic in heterogenous cellular CDMA networks.

, , and . ISCC, page 436-441. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mahdi Ben Jabeur University of Stuttgart

Mahdi Malekshahi Byranvand University of Stuttgart

Dr. rer. nat. Seyed Mohammad Mahdi Dadfar University of Stuttgart

 

Other publications of authors with the same name

Efficient Compensation of the Nonlinearity of Solid-State Power Amplifiers Using Adaptive Sequential Monte Carlo Methods., and . IEEE Trans. on Circuits and Systems, 55-I (10): 3270-3283 (2008)A low complexity architecture for the cell search applied to the LTE systems., , , and . ICECS, page 300-303. IEEE, (2012)A Low-complexity High-speed QR Decomposition Implementation for MIMO Receivers., , and . ISCAS, page 33-36. IEEE, (2009)Performance analysis of lattice-reduction algorithms for a novel LR-compatible K-Best MIMO detector., , and . ISCAS, page 701-704. IEEE, (2011)Scalable VLSI architecture for K-best lattice decoders., and . ISCAS, page 940-943. IEEE, (2008)Fast Fourier-Based Implementation of Synthetic Aperture Radar Algorithm for Multistatic Imaging System., , , and . IEEE Trans. Instrumentation and Measurement, 68 (9): 3339-3349 (2019)A high-throughput low-complexity VLSI architecture for ZF precoding in massive MIMO., , , and . CAMAD, page 1-5. IEEE, (2017)A 675 Mbps, 4 $\times$ 4 64-QAM K-Best MIMO Detector in 0.13 $m$ CMOS., and . IEEE Trans. VLSI Syst., 20 (1): 135-147 (2012)High-Throughput 0.13-µm CMOS Lattice Reduction Core Supporting 880 Mb/s Detection., , and . IEEE Trans. VLSI Syst., 21 (5): 848-861 (2013)A 0.13µm CMOS 655Mb/s 4×4 64-QAM K-Best MIMO detector., and . ISSCC, page 256-257. IEEE, (2009)