PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kamali, Hadi Mardani"

Author of the publication

copydeleteadd this publication to your clipboard
SRCLock: SAT-Resistant Cyclic Logic Locking for Protecting the Hardware.

, , and . ACM Great Lakes Symposium on VLSI, page 153-158. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hadi Lotfi University of Stuttgart

Ahmed El Hadi University of Stuttgart

 

Other publications of authors with the same name

Threats on Logic Locking: A Decade Later., , , and . ACM Great Lakes Symposium on VLSI, page 471-476. ACM, (2019)A Fault Tolerant Parallelism Approach for Implementing High-Throughput Pipelined Advanced Encryption Standard., and . Journal of Circuits, Systems, and Computers, 25 (9): 1650113:1-1650113:14 (2016)LUT-Lock: A Novel LUT-Based Logic Obfuscation for FPGA-Bitstream and ASIC-Hardware Protection., , , , and . ISVLSI, page 405-410. IEEE Computer Society, (2018)SMART: A Scalable Mapping And Routing Technique for Power-Gating in NoC Routers., , and . NOCS, page 15:1-15:8. ACM, (2017)MUCH-SWIFT: A High-Throughput Multi-Core HW/SW Co-design K-means Clustering Architecture., and . ACM Great Lakes Symposium on VLSI, page 459-462. ACM, (2018)AdapNoC: A fast and flexible FPGA-based NoC simulator., and . FPL, page 1-8. IEEE, (2016)Using Multi-Core HW/SW Co-design Architecture for Accelerating K-means Clustering Algorithm.. CoRR, (2018)SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks., , , and . IACR Trans. Cryptogr. Hardw. Embed. Syst., 2019 (1): 97-122 (2019)Muffin: Minimally-Buffered Zero-Delay Power-Gating Technique in On-Chip Routers., , and . ISLPED, page 1-6. IEEE, (2019)SRCLock: SAT-Resistant Cyclic Logic Locking for Protecting the Hardware., , and . ACM Great Lakes Symposium on VLSI, page 153-158. ACM, (2018)