Author of the publication

Yield analysis of partial defect tolerant bit-plane array.

, , and . Computers & Mathematics with Applications, 59 (1): 98-107 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Configurable folded array for FIR filtering., and . Journal of Systems Architecture - Embedded Systems Design, 54 (1-2): 177-196 (2008)Sparse Matrix Multiplication on Dataflow Engines., , , and . PPAM (1), volume 9573 of Lecture Notes in Computer Science, page 23-30. Springer, (2015)Project-based learning environment for special purpose DSP architectures., and . ISSPA, page 1-4. IEEE, (2007)Yield analysis of partial defect tolerant bit-plane array., , and . Computers & Mathematics with Applications, 59 (1): 98-107 (2010)Version control in project-based learning., , and . Computers & Education, 50 (4): 1331-1338 (2008)Folded semi-systolic fir filter architecture with changeable folding Factor., , , and . Neural Parallel & Scientific Comp., 10 (2): 235-248 (2002)Yield Modeling for Error Tolerant and Partially Defect Tolerant Arrays., , and . ECBS, page 182-187. IEEE Computer Society, (2012)Tropical algebra based framework for error propagation analysis in systolic arrays., , , and . Applied Mathematics and Computation, (2013)Cost Estimation of Blended Learning Course Delivery Through Public Cloud., , , and . J. UCS, 25 (4): 310-333 (2019)All-Pairs Shortest Paths Algorithm for Regular 2D Mesh Topologies., , , and . J. UCS, 22 (11): 1437-1455 (2016)