PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Hwang, Yin-Tsung"

Author of the publication

copydeleteadd this publication to your clipboard
A Low-Complexity Embedded Compression Codec Design With Rate Control for High-Definition Video.

, , and . IEEE Trans. Circuits Syst. Video Techn., 25 (4): 674-687 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Hwang, Yin-Tsung
add a person with the name Hwang, Yin-Tsung
 

Other publications of authors with the same name

Efficient TWIN-VQ audio decoder implementation on a configurable processor using instruction extension., and . ISCAS, page 1010-1013. IEEE, (2012)Low-Complexity High-Throughput QR Decomposition Design for MIMO Systems., , , , and . IEEE Trans. VLSI Syst., 23 (10): 2342-2346 (2015)Lossless Compression of Hyperspectral Images Using Adaptive Prediction and Backward Search Schemes., and . J. Inf. Sci. Eng., 27 (2): 419-435 (2011)Simulated Evolution Based Parallel Code Generation for Programmable DSP Processors., and . J. Inf. Sci. Eng., 14 (1): 139-165 (1998)Low Power Multiplier Designs Based on Improved Column Bypassing Schemes., , , and . APCCAS, page 594-597. IEEE, (2006)Design and implementation of a low complexity lossless video codec., , and . APCCAS, page 556-559. IEEE, (2010)A Low-Complexity Embedded Compression Codec Design With Rate Control for High-Definition Video., , and . IEEE Trans. Circuits Syst. Video Techn., 25 (4): 674-687 (2015)Feature Points Based Video Object Tracking for Dynamic Scenes and Its FPGA System Prototyping., , , and . IIH-MSP, page 325-328. IEEE, (2014)MMSE-QR factorization systolic array design for applications in MIMO signal detections., and . ISCAS, page 4181-4184. IEEE, (2010)Design and implementation of a high-throughput fully parallel complex-valued QR factorisation chips., and . IET Circuits, Devices & Systems, 5 (5): 424-432 (2011)