PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Bruneel, Karel"

Author of the publication

copydeleteadd this publication to your clipboard
FASTER: Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration.

, , , , , , , , , , , , , , and . DSD, page 234-241. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Bruneel, Karel
add a person with the name Bruneel, Karel
 

Other publications of authors with the same name

A connection-based router for FPGAs., , and . FPT, page 326-329. IEEE, (2013)Efficiently Generating FPGA Configurations through a Stack Machine., , and . FPL, page 35-39. IEEE Computer Society, (2010)An automatic tool flow for the combined implementation of multi-mode circuits., , , and . DATE, page 821-826. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Automating Reconfiguration Chain Generation for SRL-Based Run-Time Reconfiguration., , , and . ARC, volume 7199 of Lecture Notes in Computer Science, page 1-12. Springer, (2012)Applying Parameterizable Dynamic Configurations to Sequence Alignment., , , and . PARCO, volume 19 of Advances in Parallel Computing, page 616-623. IOS Press, (2009)A novel tool flow for increased routing configuration similarity in multi-mode circuits., , , and . ISVLSI, page 96-101. IEEE Computer Socity, (2013)FASTER: Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration., , , , , , , , , and 11 other author(s). Microprocessors and Microsystems - Embedded Hardware Design, 39 (4-5): 321-338 (2015)TROUTE: A Reconfigurability-Aware FPGA Router., and . ARC, volume 5992 of Lecture Notes in Computer Science, page 207-218. Springer, (2010)Staticroute: A novel router for the Dynamic Partial Reconfiguration of FPGAS., , and . FPL, page 1-7. IEEE, (2013)Efficient implementation of Virtual Coarse Grained Reconfigurable Arrays on FPGAS., , , , and . FPL, page 1-8. IEEE, (2013)