Author of the publication

A low-complexity low-spurs digital architecture for wideband PLL applications.

, , and . Microelectronics Journal, 45 (7): 842-847 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Novel Low-Effort Demodulator for Low Power Short Range Wireless Transceivers., , , and . IEEE Trans. on Circuits and Systems, 60-I (9): 2521-2532 (2013)A Low-Power Low-Complexity Multi-Standard Digital Receiver for Joint Clock Recovery and Carrier Frequency Offset Calibration., , , and . IEEE Trans. on Circuits and Systems, 61-I (12): 3478-3486 (2014)Modeling Approaches for Functional Verification of RF-SoCs: Limits and Future Requirements., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 28 (5): 769-773 (2009)12.4 A 7.5W-output-power 96%-efficiency capacitor-free single-inductor 4-channel all-digital integrated DC-DC LED driver in a 0.18μm technology., , , , , , and . ISSCC, page 1-3. IEEE, (2015)Continuous-time quadrature bandpass sigma-delta modulator with capacitive feedforward summation for GSM/EDGE low-IF receiver., , , and . ICECS, page 438-441. IEEE, (2008)A 1.2V, 2.7mA receiver front-end for bluetooth low energy applications., , , , , , , and . RWS, page 37-39. IEEE, (2014)A digital centric transmitter architecture with arbitrary ratio baseband-to-LO upsampling., , , , and . ISCAS, page 954-957. IEEE, (2013)Towards personalized medicine and monitoring for healthy living., , , , , and . ISSCC, page 516-517. IEEE, (2011)Formal approaches to analog circuit verification., , , , , , , and . DATE, page 724-729. IEEE, (2009)Hierarchical generation of pin accurate SystemC models based on RF circuit schematics., , and . BMAS, page 25-30. IEEE, (2010)