PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Pedram, Massoud"

Author of the publication

copydeleteadd this publication to your clipboard
An optimal energy co-scheduling framework for smart buildings.

, , , , , and . Integration, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Seyed Pedram Hosseyni Damabi University of Stuttgart

 

Other publications of authors with the same name

Portfolio Theory-Based Resource Assignment in a Cloud Computing System., and . IEEE CLOUD, page 582-589. IEEE, (2012)Hierarchical Virtual Machine Consolidation in a Cloud Computing System., and . IEEE CLOUD, page 196-203. IEEE, (2013)Energy and Performance-Aware Task Scheduling in a Mobile Cloud Computing Environment., , , and . IEEE CLOUD, page 192-199. IEEE, (2014)A Joint Optimization Framework for Request Scheduling and Energy Storage Management in a Data Center., , and . CLOUD, page 163-170. IEEE, (2015)Demand-side load scheduling incentivized by dynamic energy prices., , and . SmartGridComm, page 351-356. IEEE, (2011)Forecasting-Based Dynamic Virtual Channels Allocation for Power Optimization of Network-on-Chips., , , , and . VLSI Design, page 151-156. IEEE Computer Society, (2009)A semi-Markovian decision process based control method for offloading tasks from mobile devices to the cloud., , and . GLOBECOM, page 2885-2890. IEEE, (2013)Accurate Modeling of the Delay and Energy Overhead of Dynamic Voltage and Frequency Scaling in Modern Microprocessors., , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 32 (5): 695-708 (2013)Charge Recycling in Power-Gated CMOS Circuits., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 27 (10): 1798-1811 (2008)Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 24 (1): 18-28 (2005)