PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Pamunuwa, Dinesh"

Author of the publication

copydeleteadd this publication to your clipboard
Scalability of network-on-chip communication architecture for 3-D meshes.

, , , , , , and . NOCS, page 114-123. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. phil. Dinesh Vemula University of Stuttgart

 

Other publications of authors with the same name

Repeater Insertion To Minimise Delay In Coupled Interconnects., and . VLSI Design, page 513-517. IEEE Computer Society, (2001)Delay-Balanced Smart Repeaters for On-Chip Global Signaling., , , and . VLSI Design, page 308-313. IEEE Computer Society, (2007)Modelling NEM relays for digital circuit applications., , , , , , and . ISCAS, page 805-808. IEEE, (2013)On signalling over Through-Silicon Via (TSV) interconnects in 3-D Integrated Circuits., , , and . DATE, page 1325-1328. IEEE, (2010)Design Methodologies, Models and Tools for Very-Large-Scale Integration of NEM Relay-Based Circuits., , and . ICCAD, page 641-648. IEEE, (2015)A scalable multi-dimensional NoC simulation model for diverse spatio-temporal traffic patterns., , , , and . 3DIC, page 1-5. IEEE, (2013)Analytic Modeling of Interconnects for Deep Sub-Micron Circuits., , and . ICCAD, page 835-842. IEEE Computer Society / ACM, (2003)Application of Molecular Electronics Devices in Digital Circuit Design., , , and . NanoNet, volume 3 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 61-65. Springer, (2008)Scalability of network-on-chip communication architecture for 3-D meshes., , , , , , and . NOCS, page 114-123. IEEE Computer Society, (2009)Switching Sensitive Driver Circuit to Combat Dynamic Delay in On-Chip Buses., , , and . PATMOS, volume 3728 of Lecture Notes in Computer Science, page 277-285. Springer, (2005)