PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kameyama, Michitaka"

Author of the publication

copydeleteadd this publication to your clipboard
Acceleration of Block Matching on a Low-Power Heterogeneous Multi-Core Processor Based on DTU Data-Transfer with Data Re-Allocation.

, , , , , and . IEICE Transactions, 95-C (12): 1872-1882 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kameyama, Michitaka
add a person with the name Kameyama, Michitaka
 

Other publications of authors with the same name

Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path., , and . IEEE Trans. VLSI Syst., 23 (4): 619-630 (2015)Interconnection-Free Biomolecular Computing., , and . IEEE Computer, 25 (11): 41-50 (1992)Architecture of a Stereo Matching VLSI Processor Based on Hierarchically Parallel Memory Access., , and . IEICE Transactions, 88-D (7): 1486-1491 (2005)Design of a Highly Parallel Ultrahigher-Valued Logic Network Based on a Bio-Device Model., , and . Systems and Computers in Japan, 21 (9): 1-12 (1990)Performance evaluation of a multivalued rsa encryption vlsi., , and . Systems and Computers in Japan, 22 (7): 12-21 (1991)Multi-valued current-mode parallel multiplier based on redundant positive-digit number representations., , , , , and . Systems and Computers in Japan, 24 (5): 40-52 (1993)Design of a Collision Detection VLSI Processor Based on Minimization of Area-Time Products., and . ICRA, page 3691-3696. IEEE Computer Society, (1998)Dual-rail/single-rail hybrid logic design for high-performance asynchronous circuit., , , and . ISCAS, page 3017-3020. IEEE, (2012)Logic-in-Memory VLSI circuit for Fully Parallel Nearest Pattern Matching Based on Floating-Gate-MOS Pass-Transistor Logic., , and . Multiple-Valued Logic and Soft Computing, 11 (5-6): 619-632 (2005)Flexible Ferroelectric-Capacitor Element for Low Power and Compact Logic-in-Memory Architectures., , , and . Multiple-Valued Logic and Soft Computing, 20 (5-6): 595-623 (2013)