Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

First-Order Incremental Block-Based Statistical Timing Analysis.

C. Visweswariah, K. Ravindran, K. Kalafala, S. Walker, S. Narayan, D. Beece, J. Piaget, N. Venkateswaran, and J. Hemmett. IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (10): 2170-2180 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Visweswariah, Chandramouli

add a person with the name Visweswariah, Chandramouli

Other publications of authors with the same name

Overview of continuous optimization advances and applications to circuit tuning.A. Conn, and C. Visweswariah. ISPD, page 74-81. ACM, (2001)Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation.A. Conn, I. Elfadel, W. Molzen, P. O'Brien, P. Strenski, C. Visweswariah, and C. Whan. DAC, page 452-459. ACM Press, (1999)Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits.J. Jess, K. Kalafala, S. Naidu, R. Otten, and C. Visweswariah. IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (11): 2376-2392 (2006)Circuit optimization via adjoint Lagrangians.A. Conn, R. Haring, C. Visweswariah, and C. Wu. ICCAD, page 281-288. IEEE Computer Society / ACM, (1997)Uncertainty-aware circuit optimization.X. Bai, C. Visweswariah, and P. Strenski. DAC, page 58-63. ACM, (2002)Statistical timing for parametric yield prediction of digital integrated circuits.J. Jess, K. Kalafala, S. Naidu, R. Otten, and C. Visweswariah. DAC, page 932-937. ACM, (2003)M3-a multilevel mixed-mode mixed A/D simulator.R. Chadha, C. Visweswariah, and C. Chen. IEEE Trans. on CAD of Integrated Circuits and Systems, 11 (5): 575-585 (1992)Optimization of custom MOS circuits by transistor sizing.A. Conn, P. Coulman, R. Haring, G. Morrill, and C. Visweswariah. ICCAD, page 174-180. IEEE Computer Society / ACM, (1996)Piecewise approximate circuit simulation.C. Visweswariah, and R. Rohrer. ICCAD, page 248-251. IEEE Computer Society, (1989)Optimization techniques for high-performance digital circuits.C. Visweswariah. ICCAD, page 198-205. IEEE Computer Society / ACM, (1997)

PUMA

Disambiguation of "Visweswariah, Chandramouli"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

First-Order Incremental Block-Based Statistical Timing Analysis.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Visweswariah, Chandramouli"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML First-Order Incremental Block-Based Statistical Timing Analysis.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

First-Order Incremental Block-Based Statistical Timing Analysis.