PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Hu, Jie S."

Author of the publication

copydeleteadd this publication to your clipboard
On the Exploitation of Narrow-Width Values for Improving Register File Reliability.

, , and . IEEE Trans. VLSI Syst., 17 (7): 953-963 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jie Li University of Stuttgart

Huimin Hu University of Stuttgart

S. Schumann

S. Seemann

Yang Hu University of Stuttgart

 

Other publications of authors with the same name

Replicating Tag Entries for Reliability Enhancement in Cache Tag Arrays., , and . IEEE Trans. VLSI Syst., 20 (4): 643-654 (2012)Asymmetrically banked value-aware register files for low-energy and high-performance., , , and . Microprocessors and Microsystems - Embedded Hardware Design, 32 (3): 171-182 (2008)Asymmetrically Banked Value-Aware Register Files., , , and . ISVLSI, page 363-368. IEEE Computer Society, (2007)Scheduling Reusable Instructions for Power Reduction., , , , and . DATE, page 148-155. IEEE Computer Society, (2004)Exploring Wakeup-Free Instruction Scheduling., , and . HPCA, page 232-243. IEEE Computer Society, (2004)BTB Access Filtering: A Low Energy and High Performance Design., , and . ISVLSI, page 81-86. IEEE Computer Society, (2008)TRB: Tag Replication Buffer for Enhancing the Reliability of the Cache Tag Array., , and . ISVLSI, page 310-315. IEEE Computer Society, (2010)Exploring hardware transaction processing for reliable computing in chip-multiprocessors against soft errors., , , and . DFT, page 92-97. IEEE Computer Society, (2012)Analyzing data reuse for cache reconfiguration., , , and . ACM Trans. Embedded Comput. Syst., 4 (4): 851-876 (2005)Characterizing the L1 Data Cache's Vulnerability to Transient Errors in Chip-Multiprocessors., , , and . ISVLSI, page 266-271. IEEE Computer Society, (2011)