PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chow, Paul"

Author of the publication

copydeleteadd this publication to your clipboard
Software/Hardware Framework for Generating Parallel Long-Period Random Numbers Using the WELL Method.

, , , and . FPL, page 110-115. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

PD Dr. Simon Paulus University of Stuttgart

Prof. Dr. Paul Keller University of Stuttgart

Paul Betz University of Stuttgart

Moritz Paul University of Stuttgart

Kerstin Paul University of Stuttgart

 

Other publications of authors with the same name

A Modular Heterogeneous Stack for Deploying FPGAs and CPUs in the Data Center., , , and . FPGA, page 262-271. ACM, (2019)The Transmogrifier-2: A 1 Million Gate Rapid Prototyping System., , , , and . FPGA, page 53-61. ACM, (1997)The Multicluster Architecture: Reducing Processor Cycle Time Through Partitioning., , , and . International Journal of Parallel Programming, 27 (5): 327-356 (1999)Virtualized Reconfigurable Hardware Resources in the SAVI Testbed., , , , and . TRIDENTCOM, volume 137 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 54-64. Springer, (2014)RACER: a reconfigurable constraint-length 14 Viterbi decoder., , and . FCCM, page 60-69. IEEE, (1996)Software/hardware framework for generating parallel Gaussian random numbers based on the Monty Python method., , , , and . FPT, page 190-197. IEEE, (2012)A high-performance architecture for training Viola-Jones object detectors., and . FPT, page 174-181. IEEE, (2012)Optimization of data prefetch helper threads with path-expression based statistical modeling., and . ICS, page 210-221. ACM, (2007)An efficient FPGA implementation of QR decomposition using a novel systolic array architecture based on enhanced vectoring CORDIC., , and . FPT, page 123-130. IEEE, (2014)Accelerating Apache Spark with FPGAs., and . Concurrency and Computation: Practice and Experience, (2019)