PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Soudris, Dimitrios"

Author of the publication

copydeleteadd this publication to your clipboard
Compilation Technique for Loop Overhead Minimization.

, , , , and . DSD, page 419-426. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dimitrios Tsoutsoulopoulos University of Stuttgart

Dimitrios Thalassinos University of Stuttgart

 

Other publications of authors with the same name

A Novel Division Algorithm and Architectures for Parallel and Sequential Processing., , , and . Journal of Circuits, Systems, and Computers, 14 (2): 281-296 (2005)A Novel Allocation Methodology for Partial and Dynamic Bitstream Generation for FPGA Architectures., , and . Journal of Circuits, Systems, and Computers, 19 (3): 701-717 (2010)Memory power optimization of hardware implementations of multimedia applications onto FPGA platforms., , and . J. Embedded Computing, 1 (3): 353-362 (2005)A Power-Aware Placement and Routing Algorithm Targeting 3D FPGAs., and . J. Low Power Electronics, 4 (3): 275-289 (2008)Trading Fault-Masking with Performance Overhead for FPGAs., and . ARCS Workshops, VDE-Verlag, (2011)A HW/SW framework emulating wearable devices for remote wound monitoring and management., , and . MobiHealth, page 369-372. ICST/IEEE, (2014)A Temperature-Aware Placement and Routing Algorithm Targeting 3D FPGAs., and . VLSI-SoC (Selected Papers), volume 313 of IFIP Advances in Information and Communication Technology, page 211-231. Springer, (2008)An automatic framework for dynamic data structures optimization in C., , , , and . VLSI-SoC, page 155-160. IEEE, (2010)A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs., , and . DATE, page 172-177. IEEE, (2009)A divide and conquer based distributed run-time mapping methodology for many-core platforms., , , and . DATE, page 111-116. IEEE, (2012)