Author of the publication

Whitespace-aware TSV arrangement in 3D clock tree synthesis.

, , , , , and . ISVLSI, page 115-120. IEEE Computer Socity, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Di Liu University of Stuttgart

Data for: The silicon vacancy centers in SiC: determination of intrinsic spin dynamics for integrated quantum photonics. Dataset, (2024)Related to: Di Liu, Florian Kaiser, Vladislav Bushmakin, Erik Hesselmeier, Timo Steidl, Takeshi Ohshima, Nguyen Tien Son, Jawad Ul-Hassan, Öney O. Soykal, Jörg Wrachtrup (2023). The silicon vacancy centers in SiC: determination of intrinsic spin dynamics for integrated quantum photonics. arXiv preprint. arXiv: 2307.13648.
 

Other publications of authors with the same name

Neighborhood Cognition Consistent Multi-Agent Reinforcement Learning., , , , , , , and . AAAI, page 7219-7226. AAAI Press, (2020)Neighborhood Cognition Consistent Multi-Agent Reinforcement Learning., , , , , , , and . CoRR, (2019)Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis., , , , , and . IEEE Trans. VLSI Syst., 23 (9): 1842-1853 (2015)On-Chip Hybrid Power Supply System for Wireless Sensor Nodes., , , , and . JETC, 10 (3): 23:1-23:22 (2014)Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case., , , , , and . DAC, page 166:1-166:6. ACM, (2014)Whitespace-aware TSV arrangement in 3D clock tree synthesis., , , , , and . ISVLSI, page 115-120. IEEE Computer Socity, (2013)TSV-aware topology generation for 3D Clock Tree Synthesis., , , , , , and . ISQED, page 300-307. IEEE, (2013)On-chip hybrid power supply system for wireless sensor nodes., , , , , and . ASP-DAC, page 43-48. IEEE, (2011)Exploration of Electrical and Novel Optical Chip-to-Chip Interconnects., , , , , , and . IEEE Design & Test, 31 (5): 28-35 (2014)Modeling and optimization of low power resonant clock mesh., , , and . ASP-DAC, page 478-483. IEEE, (2015)