PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kvatinsky, Shahar"

Author of the publication

copydeleteadd this publication to your clipboard
Write sneak-path constraints avoiding disturbs in memristor crossbar arrays.

, , and . ISIT, page 950-954. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kvatinsky, Shahar
add a person with the name Kvatinsky, Shahar
 

Other publications of authors with the same name

Modeling biochemical reactions and gene networks with memristors., , , and . BioCAS, page 1-4. IEEE, (2017)A Systematic Approach to Blocking Convolutional Neural Networks., , , , , , , , and . CoRR, (2016)Logic operations in memory using a memristive Akers array., , , , , , and . Microelectronics Journal, 45 (11): 1429-1437 (2014)IMAGING: In-Memory AlGorithms for Image processiNG., , , , and . IEEE Trans. on Circuits and Systems, 65-I (12): 4258-4271 (2018)Write sneak-path constraints avoiding disturbs in memristor crossbar arrays., , and . ISIT, page 950-954. IEEE, (2016)Information-Theoretic Sneak-Path Mitigation in Memristor Crossbar Arrays., , and . IEEE Trans. Information Theory, 62 (9): 4801-4813 (2016)Memory Processing Unit for in-memory processing., and . NANOARCH, page 171-172. ACM, (2016)Understanding the influence of device, circuit and environmental variations on real processing in memristive memory using Memristor Aided Logic., and . Microelectronics Journal, (2019)TEAM: ThrEshold Adaptive Memristor Model., , , and . IEEE Trans. on Circuits and Systems, 60-I (1): 211-221 (2013)MTJ-Based Hardware Synapse Design for Quantized Deep Neural Networks., , , and . CoRR, (2019)