PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Jou, Chewnpu"

Author of the publication

copydeleteadd this publication to your clipboard
Session 24 overview: 10GBase-T and optical front ends: Wireline subcommittee.

, and . ISSCC, page 408-409. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Juri Joussen University of Stuttgart

Tim Jourdan University of Stuttgart

 

Other publications of authors with the same name

A V-band divide-by-three differential direct injection-locked frequency divider in 65-nm CMOS., , , , , , , , , and . CICC, page 1-4. IEEE, (2010)A 0.85mm2 51%-Efficient 11-dBm Compact DCO-DPA in 16-nm FinFET for Sub-Gigahertz IoT TX Using HD2 Self-Suppression and Pulling Mitigation., , , , , , and . J. Solid-State Circuits, 54 (7): 2028-2037 (2019)Session 24 overview: 10GBase-T and optical front ends: Wireline subcommittee., and . ISSCC, page 408-409. IEEE, (2012)An 8Gb/s/pin 4pJ/b/pin Single-T-Line dual (base+RF) band simultaneous bidirectional mobile memory I/O interface with inter-channel interference suppression., , , , , , , and . ISSCC, page 50-52. IEEE, (2012)D-band CMOS transmitter and receiver for multi-giga-bit/sec wireless data link., , , , , , , and . CICC, page 1-4. IEEE, (2010)A Bluetooth Low-Energy Transceiver With 3.7-mW All-Digital Transmitter, 2.75-mW High-IF Discrete-Time Receiver, and TX/RX Switchable On-Chip Matching Network., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 52 (4): 1144-1162 (2017)A Bluetooth low-energy (BLE) transceiver with TX/RX switchable on-chip matching network, 2.75mW high-IF discrete-time receiver, and 3.6mW all-digital transmitter., , , , , , , , , and 1 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)A 60GHz on-chip RF-Interconnect with λ/4 coupler for 5Gbps bi-directional communication and multi-drop arbitration., , , , , , , and . CICC, page 1-4. IEEE, (2012)A 0.48V 0.57nJ/pixel video-recording SoC in 65nm CMOS., , , , , , , , , and 8 other author(s). ISSCC, page 158-159. IEEE, (2013)2.1 An integrated 0.56THz frequency synthesizer with 21GHz locking range and -74dBc/Hz phase noise at 1MHz offset in 65nm CMOS., , , , , , , , , and 2 other author(s). ISSCC, page 36-37. IEEE, (2016)