PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Ma, Yung-Cheng"

Author of the publication

copydeleteadd this publication to your clipboard
Compiler-Guided Parallelism Adaption Based on Application Partition for Power-Gated ILP Processor.

, , , , , , and . IEEE Trans. VLSI Syst., 25 (4): 1329-1341 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xiaoyu Cheng University of Stuttgart

Hanbing Ma University of Stuttgart

Yuliang Ma University of Stuttgart

Tiffany Cheng University of Stuttgart

Univ. -Prof. Dr. Po Wen Cheng University of Stuttgart

 

Other publications of authors with the same name

Variable-size data item placement for load and storage balancing., , , and . Journal of Systems and Software, 66 (2): 157-166 (2003)Load and storage balanced posting file partitioning for parallel information retrieval., , and . Journal of Systems and Software, 84 (5): 864-884 (2011)A dominance relation enhanced branch-and-bound task allocation., and . Journal of Systems and Software, 58 (2): 125-134 (2001)A multiplication-accumulation computation unit with optimized compressors and minimized switching activities., , , and . ISCAS (6), page 6118-6121. IEEE, (2005)Compiler-Guided Parallelism Adaption Based on Application Partition for Power-Gated ILP Processor., , , , , , and . IEEE Trans. VLSI Syst., 25 (4): 1329-1341 (2017)Posting file partitioning and parallel information retrieval., , and . Journal of Systems and Software, 63 (2): 113-127 (2002)Branch-and-bound task allocation with task clustering-based pruning., , and . J. Parallel Distrib. Comput., 64 (11): 1223-1240 (2004)CGU smart clothes platform - Development of a gateway device and real-time mobile display., , , and . BHI, page 17-20. IEEE, (2014)Deadline-Constrained Clustered Scheduling for VLIW Architectures using Power-Gated Register Files., , and . TACO, 11 (2): 20:1-20:26 (2014)Enabling energy-proportional computing on instruction-level parallel processors., , and . The Journal of Supercomputing, 71 (2): 391-447 (2015)