Author of the publication

EDOA: an efficient delay optimization approach for mixed-polarity Reed-Muller logic circuits under the unit delay model.

, , , , , , , , , and . Frontiers Comput. Sci., 13 (5): 1102-1115 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Protein Structural Class Prediction by Combining Conditional Probability with Information Content., , , and . IMSCCS, page 38-43. IEEE Computer Society, (2007)VINCE: Exploiting visible light sensing for smartphone-based NFC systems., , , , and . INFOCOM, page 2722-2730. IEEE, (2015)Detecting breathing frequency and maintaining a proper running rhythm., , , , and . Pervasive and Mobile Computing, (2017)A Compound Method of Protein Secondary Structure Prediction and Its Implementation., , and . IMSCCS (1), page 104-109. IEEE Computer Society, (2006)An Efficient Polarity Optimization Approach for Fixed Polarity Reed-Muller Logic Circuits Based on Novel Binary Differential Evolution Algorithm., , , , , , , , , and 1 other author(s). NPC, volume 10578 of Lecture Notes in Computer Science, page 118-121. Springer, (2017)A Research on Mobile Cloud Computing and Future Trends., , and . EAI Endorsed Trans. Indust. Netw. & Intellig. Syst., 3 (7): e4 (2016)On design and formal verification of SNSP: a novel real-time communication protocol for safety-critical applications., , , , , , , , and . The Journal of Supercomputing, 69 (3): 1254-1283 (2014)RunnerPal: A Runner Monitoring and Advisory System Based on Smart Devices., , , and . IEEE Trans. Services Computing, 11 (2): 262-276 (2018)Protein structural class prediction based on an improved statistical strategy., , and . BMC Bioinformatics, (2008)EDOA: an efficient delay optimization approach for mixed-polarity Reed-Muller logic circuits under the unit delay model., , , , , , , , , and . Frontiers Comput. Sci., 13 (5): 1102-1115 (2019)