Article,

Transient-induced latch-up test setup for wafer-level and package-level.

, , , , , and .
Microelectronics Reliability, 46 (9-11): 1629-1633 (2006)

Meta data

Tags

Users

  • @dblp

Comments and Reviews