@dblp

A 40-nm 256-Kb 0.6-V operation half-select resilient 8T SRAM with sequential writing technique enabling 367-mV VDDmin reduction.

, , , , , , and . ISQED, page 489-492. IEEE, (2012)

Links and resources

Tags