Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/iet-cdt/ShelburnePAJMF10
%A Shelburne, Matthew
%A Patterson, Cameron D.
%A Athanas, Peter
%A Jones, Mark
%A Martin, Brian S.
%A Fong, Ryan
%D 2010
%J IET Computers & Digital Techniques
%K dblp
%N 3
%P 159-169
%T MetaWire: Using FPGA configuration circuitry to emulate a network-on-chip.
%U http://dblp.uni-trier.de/db/journals/iet-cdt/iet-cdt4.html#ShelburnePAJMF10
%V 4
@article{journals/iet-cdt/ShelburnePAJMF10,
added-at = {2012-11-22T00:00:00.000+0100},
author = {Shelburne, Matthew and Patterson, Cameron D. and Athanas, Peter and Jones, Mark and Martin, Brian S. and Fong, Ryan},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/2478bb0c764c560249b7215b9897a706c/dblp},
ee = {http://dx.doi.org/10.1049/iet-cdt.2009.0009},
interhash = {9f5446b6963645e51f59923ffb0f4885},
intrahash = {478bb0c764c560249b7215b9897a706c},
journal = {IET Computers & Digital Techniques},
keywords = {dblp},
number = 3,
pages = {159-169},
timestamp = {2016-02-02T02:22:49.000+0100},
title = {MetaWire: Using FPGA configuration circuitry to emulate a network-on-chip.},
url = {http://dblp.uni-trier.de/db/journals/iet-cdt/iet-cdt4.html#ShelburnePAJMF10},
volume = 4,
year = 2010
}