@dblp

Fault model for on-chip communication and joint equalization and special spacing rules for on-chip bus design.

, and . Microelectronics Reliability, 52 (6): 1241-1246 (2012)

Links and resources

Tags