Article,

A 107 dB SFDR, 80 kS/s Nyquist-rate SAR ADC using a hybrid capacitive and incremental Sigma Delta DAC

, , , and .
2017 Symposium on Vlsi Circuits, (2017)

Meta data

Tags

Users

  • @jens.anders
  • @iis

Comments and Reviews