Mapping a multi-rate synchronous language to a many-core processor.
W. Puffitsch, E. Noulard, and C. Pagetti. IEEE Real-Time and Embedded Technology and Applications Symposium, page 293-302. IEEE Computer Society, (2013)
Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/rtas/PuffitschNP13
%A Puffitsch, Wolfgang
%A Noulard, Eric
%A Pagetti, Claire
%B IEEE Real-Time and Embedded Technology and Applications Symposium
%D 2013
%I IEEE Computer Society
%K dblp
%P 293-302
%T Mapping a multi-rate synchronous language to a many-core processor.
%U http://dblp.uni-trier.de/db/conf/rtas/rtas2013.html#PuffitschNP13
%@ 978-1-4799-0186-9
@inproceedings{conf/rtas/PuffitschNP13,
added-at = {2014-10-01T00:00:00.000+0200},
author = {Puffitsch, Wolfgang and Noulard, Eric and Pagetti, Claire},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/26185e5074bb6960a908f5eee6423030c/dblp},
booktitle = {IEEE Real-Time and Embedded Technology and Applications Symposium},
crossref = {conf/rtas/2013},
ee = {http://doi.ieeecomputersociety.org/10.1109/RTAS.2013.6531101},
interhash = {d7cc141fd71456f2be177c2ebf498647},
intrahash = {6185e5074bb6960a908f5eee6423030c},
isbn = {978-1-4799-0186-9},
keywords = {dblp},
pages = {293-302},
publisher = {IEEE Computer Society},
timestamp = {2016-02-02T13:04:03.000+0100},
title = {Mapping a multi-rate synchronous language to a many-core processor.},
url = {http://dblp.uni-trier.de/db/conf/rtas/rtas2013.html#PuffitschNP13},
year = 2013
}
