Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/vlsi/RabBT12
%A Rab, Muhammad Tauseef
%A Bawa, Asad Amin
%A Touba, Nur A.
%B VLSI-SoC
%D 2012
%E Katkoori, Srinivas
%E Guthaus, Matthew R.
%E Coskun, Ayse K.
%E Burg, Andreas
%E Reis, Ricardo
%I IEEE
%K dblp
%P 195-200
%T Using asymmetric layer repair capability to reduce the cost of yield enhancement in 3D stacked memories.
%U http://dblp.uni-trier.de/db/conf/vlsi/vlsisoc2012.html#RabBT12
%@ 978-1-4673-2657-5
@inproceedings{conf/vlsi/RabBT12,
added-at = {2017-05-24T00:00:00.000+0200},
author = {Rab, Muhammad Tauseef and Bawa, Asad Amin and Touba, Nur A.},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/223b55bd8af6acbd0e0c1e6073ca13b14/dblp},
booktitle = {VLSI-SoC},
crossref = {conf/vlsi/2012soc},
editor = {Katkoori, Srinivas and Guthaus, Matthew R. and Coskun, Ayse K. and Burg, Andreas and Reis, Ricardo},
ee = {https://doi.org/10.1109/VLSI-SoC.2012.6379029},
interhash = {d79b713f0b6df750cc4227515fb7a287},
intrahash = {23b55bd8af6acbd0e0c1e6073ca13b14},
isbn = {978-1-4673-2657-5},
keywords = {dblp},
pages = {195-200},
publisher = {IEEE},
timestamp = {2019-09-27T13:22:46.000+0200},
title = {Using asymmetric layer repair capability to reduce the cost of yield enhancement in 3D stacked memories.},
url = {http://dblp.uni-trier.de/db/conf/vlsi/vlsisoc2012.html#RabBT12},
year = 2012
}