Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/fpga/SuYZZ16
%A Su, Jincheng
%A Yang, Fan
%A Zeng, Xuan
%A Zhou, Dian
%B FPGA
%D 2016
%E Chen, Deming
%E Greene, Jonathan W.
%I ACM
%K dblp
%P 138-147
%T Efficient Memory Partitioning for Parallel Data Access via Data Reuse.
%U http://dblp.uni-trier.de/db/conf/fpga/fpga2016.html#SuYZZ16
%@ 978-1-4503-3856-1
@inproceedings{conf/fpga/SuYZZ16,
added-at = {2018-11-06T00:00:00.000+0100},
author = {Su, Jincheng and Yang, Fan and Zeng, Xuan and Zhou, Dian},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/205645ab50593c1573c8a451ccfe3fc05/dblp},
booktitle = {FPGA},
crossref = {conf/fpga/2016},
editor = {Chen, Deming and Greene, Jonathan W.},
ee = {https://doi.org/10.1145/2847263.2847264},
interhash = {b5f933a9f54a5d8c4c7a80890ab2fcc2},
intrahash = {05645ab50593c1573c8a451ccfe3fc05},
isbn = {978-1-4503-3856-1},
keywords = {dblp},
pages = {138-147},
publisher = {ACM},
timestamp = {2019-09-27T13:25:40.000+0200},
title = {Efficient Memory Partitioning for Parallel Data Access via Data Reuse.},
url = {http://dblp.uni-trier.de/db/conf/fpga/fpga2016.html#SuYZZ16},
year = 2016
}