Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/glvlsi/SabryRV10
%A Sabry, Mohamed M.
%A Ruggiero, Martino
%A Valle, Pablo García Del
%B ACM Great Lakes Symposium on VLSI
%D 2010
%E Bahar, R. Iris
%E Lombardi, Fabrizio
%E Atienza, David
%E Brunvand, Erik
%I ACM
%K dblp
%P 305-310
%T Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs.
%U http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2010.html#SabryRV10
%@ 978-1-4503-0012-4
@inproceedings{conf/glvlsi/SabryRV10,
added-at = {2016-11-16T00:00:00.000+0100},
author = {Sabry, Mohamed M. and Ruggiero, Martino and Valle, Pablo García Del},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/23c7343864ba35526fe1ab7c2c5f75f76/dblp},
booktitle = {ACM Great Lakes Symposium on VLSI},
crossref = {conf/glvlsi/2010},
editor = {Bahar, R. Iris and Lombardi, Fabrizio and Atienza, David and Brunvand, Erik},
ee = {http://doi.acm.org/10.1145/1785481.1785552},
interhash = {b003eca23357373dbaee7352038b8258},
intrahash = {3c7343864ba35526fe1ab7c2c5f75f76},
isbn = {978-1-4503-0012-4},
keywords = {dblp},
pages = {305-310},
publisher = {ACM},
timestamp = {2016-11-17T10:41:57.000+0100},
title = {Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs.},
url = {http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2010.html#SabryRV10},
year = 2010
}