Inproceedings,

Design issues and performance limitations of a clock jitter insensitive multibit DAC architecture for high-performance low-power CT Sigma Delta modulators.

, , and .
ISCAS (1), page 1076-1079. IEEE, (2004)

Meta data

Tags

Users

  • @dblp

Comments and Reviews