Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/vlsic/NamuraKAIKKWTKM21
%A Namura, Ken
%A Kühn, Johannes Maximilian
%A Adachi, Tohru
%A Imachi, H.
%A Kaneko, H.
%A Kato, T.
%A Watanabe, Go
%A Tanaka, Naoto
%A Kashihara, S.
%A Miyashita, Hiroshi
%A Tomonaga, Y.
%A Okuta, Ryosuke
%A Akiba, Takuya
%A Vogel, Brian
%A Kitajo, S.
%A Osawa, F.
%A Takahashi, K.
%A Takatsukasa, Y.
%A Mizumaru, K.
%A Yamauchi, T.
%A Ono, J.
%A Takahashi, A.
%A Ahmed, Tanvir
%A Doi, Y.
%A Hiraki, K.
%A Makino, J.
%B VLSI Circuits
%D 2021
%I IEEE
%K dblp
%P 1-2
%T MN-Core - A Highly Efficient and Scalable Approach to Deep Learning.
%U http://dblp.uni-trier.de/db/conf/vlsic/vlsic2021.html#NamuraKAIKKWTKM21
%@ 978-4-86348-780-2
@inproceedings{conf/vlsic/NamuraKAIKKWTKM21,
added-at = {2022-02-11T00:00:00.000+0100},
author = {Namura, Ken and Kühn, Johannes Maximilian and Adachi, Tohru and Imachi, H. and Kaneko, H. and Kato, T. and Watanabe, Go and Tanaka, Naoto and Kashihara, S. and Miyashita, Hiroshi and Tomonaga, Y. and Okuta, Ryosuke and Akiba, Takuya and Vogel, Brian and Kitajo, S. and Osawa, F. and Takahashi, K. and Takatsukasa, Y. and Mizumaru, K. and Yamauchi, T. and Ono, J. and Takahashi, A. and Ahmed, Tanvir and Doi, Y. and Hiraki, K. and Makino, J.},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/23fbfacbebddd0819511ab743ba41cddb/dblp},
booktitle = {VLSI Circuits},
crossref = {conf/vlsic/2021},
ee = {https://doi.org/10.23919/VLSICircuits52068.2021.9492395},
interhash = {9cef8d0573714a9b6b8e70f3632f780e},
intrahash = {3fbfacbebddd0819511ab743ba41cddb},
isbn = {978-4-86348-780-2},
keywords = {dblp},
pages = {1-2},
publisher = {IEEE},
timestamp = {2022-03-01T07:24:29.000+0100},
title = {MN-Core - A Highly Efficient and Scalable Approach to Deep Learning.},
url = {http://dblp.uni-trier.de/db/conf/vlsic/vlsic2021.html#NamuraKAIKKWTKM21},
year = 2021
}