Article,

Design optimization of gate-silicided ESD NMOSFETs in a 45 nm bulk CMOS technology.

, , , , , , , , and .
Microelectronics Reliability, 49 (12): 1417-1423 (2009)

Meta data

Tags

Users

  • @dblp

Comments and Reviews