@dblp

Tri-Scan: A Novel DFT Technique for CMOS Path Delay Fault Testing.

, , , , and . ITC, page 1118-1127. IEEE Computer Society, (2004)

Links and resources

Tags