Inproceedings,

Parallel architecture of an all digital timing recovery scheme for high speed receivers.

, and .
CSNDSP, page 31-34. IEEE, (2010)

Meta data

Tags

Users

  • @dblp

Comments and Reviews