Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/itc/ThatteHYSP82
%A Thatte, Satish M.
%A Ho, D. S.
%A Yuan, H.-T.
%A Sridhar, Thirumalai
%A Powell, Theo J.
%B ITC
%D 1982
%I IEEE Computer Society
%K dblp
%P 484-493
%T An Architecture for Testable VLSI Processors.
%U http://dblp.uni-trier.de/db/conf/itc/itc1982.html#ThatteHYSP82
@inproceedings{conf/itc/ThatteHYSP82,
added-at = {2002-10-23T00:00:00.000+0200},
author = {Thatte, Satish M. and Ho, D. S. and Yuan, H.-T. and Sridhar, Thirumalai and Powell, Theo J.},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/2aea9716b3fed22374f391ae11a0ba0d3/dblp},
booktitle = {ITC},
crossref = {conf/itc/1982},
interhash = {1dc19bf1f0d1ea1fa576adc73bfedb29},
intrahash = {aea9716b3fed22374f391ae11a0ba0d3},
keywords = {dblp},
pages = {484-493},
publisher = {IEEE Computer Society},
timestamp = {2016-02-02T15:31:57.000+0100},
title = {An Architecture for Testable VLSI Processors.},
url = {http://dblp.uni-trier.de/db/conf/itc/itc1982.html#ThatteHYSP82},
year = 1982
}
