Author of the publication

Autonomic Parallelism Adaptation on Software Transactional Memory

, , , , and . Research Report, RR-8887. Univ. Grenoble Alpes ; INRIA Grenoble, (March 2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Scheduling Deadline-Constrained Checkpointing on Virtual Clusters., , and . APSCC, page 257-264. IEEE Computer Society, (2008)Predictive models for bandwidth sharing in high performance clusters., , , and . CLUSTER, page 286-291. IEEE Computer Society, (2008)Découverte d'itemsets fréquents fermés sur architecture multicoeurs., , , and . EGC, volume RNTI-E-19 of Revue des Nouvelles Technologies de l'Information, page 465-470. Cépaduès-Éditions, (2010)The mont-blanc prototype: an alternative approach for HPC systems., , , , , , , , , and 24 other author(s). SC, page 38. ACM, (2016)Using Memory Access Traces to Map Threads and Data on Hierarchical Multi-core Platforms., , , , , and . IPDPS Workshops, page 551-558. IEEE, (2011)A Generic Component-Based Approach to MPSoC Observation., , , and . EUC, page 261-267. IEEE Computer Society, (2011)Dynamic Thread Mapping Based on Machine Learning for Transactional Memory Applications., , , and . Euro-Par, volume 7484 of Lecture Notes in Computer Science, page 465-476. Springer, (2012)Autonomic Parallelism Adaptation for Software Transactional Memory, , , , and . Conférence d'informatique en Parallélisme, Architecture et Système (COMPAS), Lorient, France, (July 2016)Using the Nanvix Operating System in Undergraduate Operating System Courses., , , , and . SBESC, page 193-198. IEEE Computer Society, (2017)Using the VI Architecture to Build Distributed, Multithreaded Runtime Systems: A Case Study., , , and . SAC (2), page 704-709. ACM, (2000)1-58113-240-9.