Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An FPGA-based implementation of the MINRES algorithm., and . FPL, page 379-384. IEEE, (2008)Optimizing memory bandwidth use and performance for matrix-vector multiplication in iterative methods., and . TRETS, 4 (3): 22:1-22:14 (2011)FPGA Fastfood - A High Speed Systolic Implementation of a Large Scale Online Kernel Method., , and . FPGA, page 279-284. ACM, (2018)Simultaneous Inference and Training Using On-FPGA Weight Perturbation Techniques., , , , , and . FPT, page 306-309. IEEE, (2018)Real-time FPGA-based Anomaly Detection for Radio Frequency Signals., , , and . ISCAS, page 1-5. IEEE, (2018)Long Short-Term Memory for Radio Frequency Spectral Prediction and its Real-Time FPGA Implementation., , , , , , , and . MILCOM, page 1-9. IEEE, (2018)Optimising Memory Bandwidth Use for Matrix-Vector Multiplication in Iterative Methods., and . ARC, volume 5992 of Lecture Notes in Computer Science, page 169-181. Springer, (2010)Dynamic bitwidth assignment for efficient dot products., and . FPL, page 1-8. IEEE, (2017)Unrolling Ternary Neural Networks., , , , , , and . ACM Trans. Reconfigurable Technol. Syst., 12 (4): 22:1-22:23 (2019)AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers., , , , , , and . CoRR, (2019)