PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chowdhury, Dipanwita Roy"

Author of the publication

copydeleteadd this publication to your clipboard
Secure Dual-Core Cryptoprocessor for Pairings Over Barreto-Naehrig Curves on FPGA Platform.

, , and . IEEE Trans. VLSI Syst., 21 (3): 434-442 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Richa Roy University of Stuttgart

Ph. D. Sarbani Roy University of Stuttgart

Rajarshi Roy University of Stuttgart

Ranjith Mathew Roy University of Stuttgart

 

Other publications of authors with the same name

A Parallel Efficient Architecture for Large Cryptographically Robust n × k (k>n/2) Mappings., and . IEEE Trans. Computers, 60 (3): 375-385 (2011)Cellular-Automata-Array-Based Diagnosis of Board Level Faults., , , and . IEEE Trans. Computers, 47 (8): 817-828 (1998)Rain: Reversible Addition with Increased Nonlinearity., , and . I. J. Network Security, 15 (4): 298-306 (2013)Theory and Applications of Cellular Automata for VLSI Design and Testing., , , and . VLSI Design, page 4. IEEE Computer Society, (2000)Leakage Squeezing Using Cellular Automata and Its Application to Scan Attack., and . J. Cellular Automata, 9 (5-6): 417-436 (2014)CryptoScan: A Secured Scan Chain Architecture., , , and . Asian Test Symposium, page 348-353. IEEE Computer Society, (2005)An efficient encoding algorithm for image compression hardware based on cellular automata., , , and . HiPC, page 239-244. IEEE Computer Society, (1996)Single Chip Encryptor/Decryptor Core Implementation of AES Algorithm., , , and . VLSI Design, page 693-698. IEEE Computer Society, (2008)Reformatting Test Patterns for Testing Embedded Core Based System Using Test Access Mechanism (TAM) Switch., , , , and . VLSI Design, page 598-603. IEEE Computer Society, (2002)A Robust GF(p) Parallel Arithmetic Unit for Public Key Cryptography., , , and . DSD, page 109-115. IEEE Computer Society, (2007)