PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Legat, Jean-Didier"

Author of the publication

copydeleteadd this publication to your clipboard
Design Strategies and Modified Descriptions to Optimize Cipher FPGA Implementations: Fast and Compact Results for DES and Triple-DES.

, , , and . FPL, volume 2778 of Lecture Notes in Computer Science, page 181-193. Springer, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jean-Noel Grad University of Stuttgart

Jean-Louis Hoslauer University of Stuttgart

Dr. Eric Jean Kervio University of Stuttgart

 

Other publications of authors with the same name

Efficient Multiple-Valued Signed-Digit Full Adder Based on NDR MOS Structures and its Application to an N-bit Current-Mode Constant-Time Adder., , , , and . Multiple-Valued Logic and Soft Computing, 13 (1-2): 61-78 (2007)A new mechanism to reduce congestion on TDM networks-on-chips., , and . ReCoSoC, page 1-8. IEEE, (2011)MPSoCDK: A framework for prototyping and validating MPSoC projects on FPGAs., , and . ReCoSoC, page 1-8. IEEE, (2012)Efficient Parallelisation of an MPEG-2 Codec on a TMS320C80 Video Processor., and . ICIP (3), page 977-980. (1998)A survey on industrial vision systems, applications, tools., , , , and . Image Vision Comput., 21 (2): 171-188 (2003)Selective prediction error transmission using motion information., , , and . Sig. Proc.: Image Comm., 12 (1): 71-81 (1998)Application-specific reconfigurable XOR-indexing to eliminate cache conflict misses., , and . DATE, page 357-362. European Design and Automation Association, Leuven, Belgium, (2006)A Data-Flow Oriented Co-Design for Reconfigurable Systems., and . International Workshop on Rapid System Prototyping, page 207-211. IEEE Computer Society, (1998)Combining circuit and packet switching with bus architecture in a NoC for real-time applications., and . ISCAS, page 2880-2883. IEEE, (2010)Comparative analysis of redundancy schemes for soft-error detection in low-cost space applications., , and . VLSI-SoC, page 1-6. IEEE, (2016)