Author of the publication

Graphical User Interface for Medical Deep Learning - Application to Magnetic Resonance Imaging

, , , , , , , , , , , , and . 2018 10th Asia-Pacific Signal And Information Processing Association Annual Summit And Conference (APSIPA ASC), page 838-847. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Reconfiguration of One-Time Programmable FPGAs with Faulty Logic Resources., , , and . DFT, page 368-376. IEEE Computer Society, (1999)Rent's rule based FPGA packing for routability optimization., , , , and . FPGA, page 31-34. ACM, (2014)Post-placement interconnect entropy: how many configuration bits does a programmable logic device need?, and . SLIP, page 41-48. ACM, (2006)Graphical User Interface for Medical Deep Learning - Application to Magnetic Resonance Imaging, , , , , , , , , and 3 other author(s). 2018 10th Asia-Pacific Signal And Information Processing Association Annual Summit And Conference (APSIPA ASC), page 838-847. IEEE, (2018)Adaptive Algorithms for Maximal Diagnosis of Wiring Interconnects., , and . IEEE Trans. Computers, 52 (10): 1259-1270 (2003)Multi-layer Optical Data Storage Based on Two-photon Recordable Fluorescent Disk Media., , , , , , , and . MSS, page 225-236. IEEE Computer Society, (2001)Graphical User Interface for Medical Deep Learning - Application to Magnetic Resonance Motion Artifact Detection, , , , , , , , , and 3 other author(s). Proceedings of the IEEE Asia-Pacific Signal and Information Processing Association (APSIPA), (2018)Designing Efficient Input Interconnect Blocks for LUT Clusters Using Counting and Entropy., and . TRETS, 1 (1): 6:1-6:28 (2008)Technology Mapping into General Programmable Cells., , , and . FPGA, page 70-73. ACM, (2015)Complexity Bounds for Lookup Table Implementation of Factored Forms in FPGA Technology Mapping., , and . IPDPS Workshops, volume 1800 of Lecture Notes in Computer Science, page 951-958. Springer, (2000)